Fejemis battery control

From Rsewiki
(Difference between revisions)
Jump to: navigation, search
(Created page with "Back to fejemis == Introduction == The battery system is 24V, but split into 2x11.1V Lip batteries. Each battery has a charger and a charge control board as shown in the...")
 
(Power distribution board)
 
(3 intermediate revisions by one user not shown)
Line 4: Line 4:
  
 
The battery system is 24V, but split into 2x11.1V Lip batteries.
 
The battery system is 24V, but split into 2x11.1V Lip batteries.
Each battery has a charger and a charge control board as shown in the schematic below:
 
  
[[File:fejemis_power_switch.png | 800px]]
+
Each battery has a charger and a charge control board as shown in the schematic below.
 +
 
 +
Another board combines the two batteries and has a number of XT60 plugs for power distribution as shown below.
 +
 
 +
==== Charger board ====
 +
 
 +
[[File:fejemis_power_charge_board.png | 700px]]
 +
 
 +
Battery charge board: The battery is connected (with an XT60) at top-center called 'BAT' with the balancing cable at the pins just below. The charger is connected to the left (again XT60 and balance plug), The charge is disconnected using a relay, when not in use. The relay is activated with a small 6V supply from 230V mains (RELAY_6V). The battery meter is connected when power is on using Q3 and Q1. The AD3-CHARGE (lower-right) is for the u-processor to detect that we are charging.
 +
 
 +
==== Power distribution board ====
 +
 
 +
[[File:fejemis_power_switch.png | 600px]]
 +
 
 +
The power distribution board has 6 XT60 output plugs (left). The two battery charge boards are connected in the right-centre position. A fuse and Q4 transfer the battery voltage to the output plugs. The U1 block is a current sensor. The on-switch is in the lower-right corner. Q2 allows the processor to turn off the power by lowering the ON-SIGNAL on the source of Q2, the drain of Q2 will then also go low, turning off Q1. The gate of the power FET Q4 then slowly goes high, and the power is off. The Q6 makes the transition faster by discharging the gate capacity of Q4, with a Q6 gate signal through the CY1 capacitor.

Latest revision as of 13:39, 12 September 2022

Back to fejemis

[edit] Introduction

The battery system is 24V, but split into 2x11.1V Lip batteries.

Each battery has a charger and a charge control board as shown in the schematic below.

Another board combines the two batteries and has a number of XT60 plugs for power distribution as shown below.

[edit] Charger board

Fejemis power charge board.png

Battery charge board: The battery is connected (with an XT60) at top-center called 'BAT' with the balancing cable at the pins just below. The charger is connected to the left (again XT60 and balance plug), The charge is disconnected using a relay, when not in use. The relay is activated with a small 6V supply from 230V mains (RELAY_6V). The battery meter is connected when power is on using Q3 and Q1. The AD3-CHARGE (lower-right) is for the u-processor to detect that we are charging.

[edit] Power distribution board

Fejemis power switch.png

The power distribution board has 6 XT60 output plugs (left). The two battery charge boards are connected in the right-centre position. A fuse and Q4 transfer the battery voltage to the output plugs. The U1 block is a current sensor. The on-switch is in the lower-right corner. Q2 allows the processor to turn off the power by lowering the ON-SIGNAL on the source of Q2, the drain of Q2 will then also go low, turning off Q1. The gate of the power FET Q4 then slowly goes high, and the power is off. The Q6 makes the transition faster by discharging the gate capacity of Q4, with a Q6 gate signal through the CY1 capacitor.

Personal tools
Namespaces

Variants
Actions
Navigation
Toolbox